Abstract-A distributed circuit analysis of power FETs accounting for the lateral source parasitic impedance in addition to the lateral drain and gate parasitic impedances is presented. Both a numerical solution and an exact analytic solution are derived. Using the exact analytic solution, approximate equivalent circuits are derived for FETs of short gate width for two common types of boundary conditions. When the gate and drain terminals are located on opposite sides of the distributed FET, the lateral source parasitic impedance can be represented for short gate width FETs by an equivalent circuit with a negative series impedance in series with the source terminal. The practical consequences on parameter extraction for device modeling are discussed. The availability of an exact analytic solution for the distributed FET should also assist with the synthesis of traveling wave FETs.
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I. INTRODUCTION
T HE GROWTH in the wireless communication industry is fostering the development of new power radio-frequency (RF) transistors with higher performances in terms of cost, linearity, gain, and operating frequencies. Simultaneously, accurate models are demanded by microwave circuit designers for the design of power RF amplifiers for frequency-division multiple access (FDMA), time-division multiple accessTDMA, and code-division multiple access (CDMA) applications. Among the new power RF transistors the LDMOSFETs, which is growing in popularity will be used as an example. A common feature of power FETs is the very large effective gate width which is required to deliver the targeted power. In view of the gigahertz frequencies of operation and the large gate width used in these transistors, it is necessary to address the modeling of distributed effects in these devices. Such a study is of importance for both FET modeling purpose as well as for FET design purpose, as the lateral parasitics greatly impact the gain performances of power FETs.
A rich body of literature (see [1] - [11] and references therein) is available on the analysis of distributed parasitics in power FETs. The pioneer work of Wolf [1] established the well-known result that the gate/base parasitic in a transistor can be represented for short width by a resistance equal to one-third of the gate or base total resistance. This result was stated to also hold for the source and drain parasitic impedances in [6] , although no proof was provided. We shall see in this paper that this result is valid for only one of the two commonly used boundary conditions. An exact analytic solution was derived by Kuvas [2] for the case of a distributed parasitic gate impedance.
Kretschmer et al. [3] and Chang et al. [7] demonstrated how to extend the analysis to distributed gate and drain parasitics but no analytic solution was reported. Several papers rely on sliced models [8] , [9] , [11] to implement the distributed FET, using synthetic transmission lines realized with multiple cascaded elemental lumped FET circuits. Such models can then be conveniently implemented and analyzed using a circuit simulator and can be used to design traveling wave FETs. A full wave analysis of the propagation in a MESFET has also been reported by Heinritch and Hartnagel [4] , [5] . In this paper we rely instead on coupled-mode theory which assumes a quasi-TEM propagation.
Most of the papers [1] - [3] , and [7] focus only on the lateral gate and drain parasitics and do not consider the effect of the lateral source parasitics. However, a few references [6] , [9] - [11] do show a more general equivalent circuit model including a lateral source resistance or impedance in the analysis of the distributed effects. However no analytic solution is obtained for the distributed FET and no equivalent circuit is derived in the limits of short gate width (except for [6] , see comment above).
Reference [6] gives the most general three-terminal distributed network which can be used to model the distributed parasitic network. This distributed network will be adopted here with a single modification: the distributed device is not assumed to be directly connected to the input ground except through the source distributed ground line. The removal of this unphysical ground constraint is quite beneficial as this reduces the analysis from a six-port device with three modes and three propagation constants to a four-port device with two modes and two propagation constants. In [6] , the analysis method used is briefly outlined but the effect of the location of the gate and drain excitations, which greatly affects the final characteristic of the distributed FET is not discussed. The importance of the location of the boundary condition was reported in Chang et al. [7] and Abdipour et al. [11] but no analytic solution or approximate equivalent circuit for gate width FETs is provided.
In this paper, we report an analysis of the FET parasitics which accounts for the distributed effects contributed by the lateral source, drain and gate resistances/inductance/mutual-inductance in power FETs. Both an exact numerical and analytic solution are derived and are verified to be in agreement. The analytic solution is then used to generate a convenient approximate equivalent circuit for the case of FETs with small gate width. The exact solution and approximate equivalent circuits are then compared for the case of a power LDMOSFET. Of particular interest is the analysis of a distributed FET for which the gate and drain terminals are excited on opposite sides of the distributed FET. A new type of equivalent circuit is found to be required for modeling this common configuration. The paper concludes with a discussion on the practical consequences and applications of the theoretical results obtained.
II. DISTRIBUTED SOURCE, DRAIN, AND GATE EFFECTS
A typical layout for a power transistor cell is shown in Fig. 1 . This cell is terminated on each side by the gate and drain wire-bond pads respectively. Multiple such cells can then be placed in parallel (above and below the cell shown) as is suggested by the black dots to form the complete transistor. The cell shown laterally integrates 40 vertically aligned subtransistors. The distributed model developed in this paper can strictly only be applied to each of the 20 vertically aligned subtransistors.
The analysis of the lateral discrete distributed network connecting the 40 transistors can be performed using regular circuit analysis. Note that at the frequencies considered the short lateral interconnect wires between the transistor fingers can be approximated by an inductor and resistances in series (see Fig. 2 ). The overall circuit can then be expressed as the product of 20 four-port matrices. However in view of the large number of individual transistor fingers used (40 here) it can be advantageous to approximate this lumped-circuit by a distributed network. In such a case, the analytical results for the distributed network we derive in this paper are also applicable to the laterally distributed network.
Note however, that in the interest of simplicity of presentation the lateral distributed effects will be neglected in the example selected to demonstrate the application of the theory.
The equivalent circuit for the analysis of the distributed effects is shown in Fig. 3 . Note that the distributed circuit is not connected to the arbitrary ground reference terminal as was assumed in [6] . Instead, the source contacts on both sides of the FET will be used as the local reference ground for this distributed FET. It is indeed one of the goal of this paper to account for the effect of a nonideal source line. As is shown in Fig. 3 , the matrices and are the parasitic impedance per-unit-length and the FET device admittance per-unit-length, respectively using and , , are the lateral gate, source and drain impedances per unit length, the lateral mutual impedances per 
We also find useful to introduce the spatially varying gate-tosource and drain-to-source voltages for which we can write the following equations:
Using (2) and (3), we can reduce the system of (1) to and (4) where we have introduced the 2 2 device impedance matrix and the 2 2 parasitic matrix defined in the following as:
Note that we have expressed in terms of the following generalized impedances (5) (6) (7) This generalized impedance notation shows how the mutual impedances can be conveniently absorbed in the gate, drain and source lateral impedances during the extraction process.
From the System of (4) we obtain the following second-order system of differential equations: (8), we can write the boundary conditions at and in the following four-dimensional (4-D) matrix equation (11) where is the 4 1 vector of the line current at and . Using (9) and (10), we can write the following two identities which relate the current and its derivatives at the boundaries to the unknown current coefficients , , , and (vector ):
From (4), we can also write the following 4-D equation: (14) Then using (11)-(13) the following relation between and can be obtained: (15) As a result, the four-port parameter matrix of the distributed FET is simply given by the following equations [note the direction of the currents at ]
This final result provides the mean to numerically calculate the impedance matrix of the distributed FET. In our case these equations were implemented in MATLAB. We defer an analysis of this result to Section V.
III. ANALYTIC SOLUTIONS
The solution developed in the previous section leads to a simple numerical solution. A direct analytic solution can however also be obtained by analytically evaluating the matrix . This was done with the help of Maple, although this leads to an extremely long solution. After many simple but tedious simplifications, the following compact exact results can be obtained for the FET impedance matrix:
Note that in these results, we have expressed the matrix elements using the usual current definition shown in Fig. 4 
Substituting these power-series expansions in the 16 elements of the exact analytic solution presented earlier, the impedance matrix is found to simplify to the equation as shown at the bottom of the page. The matrix derived above presents an approximate 4 4 impedance matrix of the four-port distributed FET which is valid for short gate-width (the usual case).
IV. BOUNDARY CONDITIONS
A distributed FET is in its most general form a four-port device since the gate-to-source and drain-to-source voltages can be applied on both sides of the distributed FET. However in conventional device layouts the gate-to-source contact and drain-tosource voltages are usually applied on a single side at a time and we can reduce for such case the 4 4 impedance to a final 2 2 impedance matrix .
Due to the symmetry of the device only two different boundary conditions need to be considered. These two different boundary conditions, referred to as case A and case B, are shown in Fig. 5 . Electrically, the boundary conditions consist of: case A and case B
and Applying these two boundary conditions to the exact 4 4 impedance matrix , we obtain the following 2 2 matrices :
for the exact distributed solution. The input and output impedance elements are the same, since we have but the trans-impedance element are found to be different. Applying the two previous boundary conditions to the approximate 4 4 impedance matrix we obtain the following two different 2 2 matrices :
for FETs of short gate width . Like for the exact analytic solution, the diagonal impedance elements are the same and off-diagonal element are different. Closer inspection reveals, however, that the gate and drain parasitic impedance give the same contribution to the input and output impedance such that in the limits of zero lateral source impedance, both boundary conditions admit the same impedance matrix and each are equivalent to the addition of a series resistance and to the gate and drain contacts respectively. This is a well-known result that has been reported in many papers [1] , [2] , [6] .
The situation is, however, different if we have a nonzero lateral source impedance. In such a case, different impedance matrices are obtained for each boundary condition as a result of the distributed nature of the device.
V. NUMERICAL RESULTS
To explore the impact of the source impedance in further detail, let us consider the example of a power LDMOSFET [13] with 224 fingers each of gate width 90 m, for a total lateral source resistance of 1.3 . In Fig. 6 , we have plotted the MAG/MSG and versus gate width at 1 GHz, for both boundary conditions. The LD-MOSFET gain is plotted for a gate width exceeding the practical usefulness of the power LDMOSFETs to show the range of validity of the linear approximation. Fig. 6 (a) corresponds to the case of boundary condition A and Fig. 6(b) corresponds to the case of boundary condition B. In each graph (a) and (b), we compare the numerical solution (circle) obtained from (16) and the analytic solution (plus) given by (17) (see Section III). In each graph (a) and (b), both traces A and B give the same result, demonstrating the validity of the analytic solution obtained for the FET impedance matrix . In each graph (a) and (b), the trace C (cross) gives the results obtained with the approximate impedance matrix obtained in the limits of short gate width. The approximate solution is seen to equal the exact solution for gate width smaller than 40 m, but deviates for larger gate widths, leading to errors as large as 5 dB for 180-m gate width.
VI. EQUIVALENT CIRCUIT
In the limits of distributed FETs of short gate width, we can implement the distributed effects using an equivalent circuit. In the case of boundary condition A, the equivalent circuit can be obtained easily by adding a third of the total lateral gate, drain and source parasitic impedances in series with each of these terminals respectively. This is shown in the left-hand side of Fig. 7 .
However, in the case of boundary condition B, the parameters of gate and drain side obtained are a somewhat more complex form than in the case of boundary condition A, and a negative series source impedance is required.
The use of a negative series impedance is not really an issue since the overall input and output impedances remains positive and only the trans-impedances are negative. The negative trans-impedance is nonetheless a sign of the fundamental impact of using gate-to-source and drain-to-source excitations located at opposite sides of the distributed FET.
To illustrate the importance of using the correct equivalent circuit topology we compare in Fig. 8 , the results obtained when the equivalent circuit I (circle) and II (cross) are both used for modeling the boundary condition B. A substantial error is introduced by the equivalent circuit I at gate widths as small as 45 m, for which the equivalent circuit II was seen to be a valid approximation when compared to the exact solution.
VII. CONCLUSION
In this paper, we have presented a coupled-mode circuit-analysis of the lateral source, drain, and gate-lateral parasitic impedances in distributed FETs. An exact analytic formula that accounts for the source impedances in addition to the drain and gate impedances was given for the first time. This exact solution was used to establish equivalent-circuit approximations for FETs of short gate width for various types of boundary conditions. A new type of equivalent circuit was found to be required when the gate and drain terminals are located on opposite sides of the distributed FET.
An important consequence of this work is that an effective reduction of the series source impedance can be expected to be induced by the lateral distributed source impedance when the gate and drain are on opposite sides. It is possible to conceive that in the limits of large lateral source resistance , the negative resistance induced by the boundary condition of case B could actually offset the intrinsic vertical source resistance of the FET and that a total effective negative would result
A similar result holds also for the source inductance. Note that the example considered in this paper assumes that the substrate inductance is negligible. For perfect conductor and dielectric this is fully justified as the substrate ground plane creates as an image of the microstrip which does not contribute any inductance. For LDMOSFET, the substrate usually includes both a low and high conductivity silicon layer beside the metallization at the bottom of the substrate. Although several references have noted that a lossy substrate contributes a longitudinal inductance [14] or impedance [15] per unit length resulting from the magnetic field penetration in the substrate, the authors are not aware of any report in the literature giving the fraction of this longitudinal impedance per length which is contributed to the longitudinal self-inductance per unit length of the return current in the substrate. Further work along this line is therefore of great interest particularly for high-frequency applications.
The result expressed by (19) is obviously of importance for the parameter extraction of power FETs. For example in the analytic parameter extraction reported in [16] for a two-time constant nonquasi-static FET model, the requirement for positive and should be relaxed. The exact physical conditions under which a net negative (effective) can be observed remains, however, to be determined. At the very least, the lateral resistance contributes in the reduction of the value of the effective source contact resistance, which is usually smaller than the drain resistance (about six times smaller in [16] ). To conclude, recall that even though in the common boundary condition of case B, the contribution of the lateral source impedance is subtractive for the device trans-impedances , , its contribution is always additive for the transistor input and output impedances , , under both types of boundary conditions.
It is also useful to mention that the availability of the exact analytic solution derived in this paper should also assist with the synthesis of traveling wave FETs. Note that previous analyses [8] , [9] , [11] relied on sliced models. The analysis of complex distributed FET layouts with gate and drain electrodes connected at multiple locations, can now be directly analyzed, using the exact 4 4 matrix reported for the distributed FET model.
